

**Amendments to the Claims:**

This listing of the claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

1. (original) A semitransparent optical detector comprising:  
a semitransparent PIN diode having at least one polycrystalline semiconductor layer.
2. (original) The detector of claim 1, wherein the polycrystalline semiconductor is polycrystalline silicon.
3. (original) The detector of claim 2, wherein the polycrystalline silicon is microcrystalline.
4. (original) The detector of claim 1, wherein the polycrystalline semiconductor is a polycrystalline alloy of silicon and germanium.
5. (original) The detector of claim 4, wherein the polycrystalline alloy is microcrystalline.
6. (original) The detector of claim 1, wherein the PIN diode has another layer of at least one of an amorphous semiconductor and a microcrystalline semiconductor.
7. (original) The detector of claim 1, further comprising:  
a transparent substrate upon which the PIN diode is disposed.
8. (original) The detector of claim 7, further comprising:  
a transparent conductor disposed on a surface of the PIN diode.
9. (withdrawn) A method of making a semitransparent optical detector comprising:  
fabricating an amorphous semiconductor PIN diode on a transparent conductor; and  
recrystallizing the amorphous semiconductor.
10. (withdrawn) The method of claim 9, recrystallizing further comprising:

placing the amorphous semiconductor in a processing furnace.

11. (withdrawn) The method of claim 10, further comprising:  
during recrystallizing, flowing a forming gas of H<sub>2</sub> and N<sub>2</sub> through the processing furnace.

12. (withdrawn) The method of claim 11, further comprising:  
raising a temperature in the processing furnace to at least about 800°C.

13. (withdrawn) The method of claim 9, fabricating further comprising:  
depositing amorphous silicon as the amorphous semiconductor.

14. (withdrawn) The method of claim 9, recrystallizing further comprising:  
depositing the transparent conductor on a transparent substrate; and  
rapidly annealing the amorphous semiconductor with high intensity heat applied to a side thereof away from the transparent substrate.

15. (withdrawn) The method of claim 14, further comprising:  
exposing the amorphous semiconductor to an argon plasma before rapidly annealing.

16. (withdrawn) The method of claim 9, recrystallizing further comprising:  
exposing a region of the amorphous semiconductor to a laser pulse having sufficient energy to locally raise a temperature of the amorphous semiconductor above about 800°C.

17. (withdrawn) A method of making a semitransparent optical detector comprising:  
depositing a transparent conductor onto a transparent substrate; and  
growing a polycrystalline PIN diode on the transparent conductor using high temperature thermal chemical vapor deposition.

18. (withdrawn) The method of claim 17, growing the polycrystalline PIN diode further comprising:  
raising a temperature at which growing is performed above about 800°C.

19. (original) A semitransparent optical detector comprising:

a PIN diode having amorphous silicon P and N layers; and  
an intrinsic I layer of an alloy of silicon and germanium.

20. (original) The detector of claim 19 on a transparent substrate.

21. (original) The detector of claim 20 wherein the substrate is glass.

22. (original) The detector of claim 20 wherein the substrate is a polymer.

23. (original) The detector of claim 20 wherein the substrate is silicon which is  
transparent at a wavelength greater than about 1100 nm.

24. (original) The detector of claim 19, wherein the concentration of germanium in the I  
layer is graded from a relatively low concentration adjacent the P and N layers to a relatively  
high concentration in the interior of the I layer.

25. (withdrawn) A method of making a semitransparent optical detector, comprising:  
providing a transparent substrate;  
depositing a transparent conductive layer on the substrate;  
vacuum depositing at an elevated temperature a relatively thin P layer of doped  
amorphous silicon on the conductive layer;  
providing germanium in a form of a GeH<sub>4</sub> gas component of a chemical vapor deposition  
gas;  
vacuum depositing at an elevated temperature a relatively thick I layer of an amorphous  
alloy of silicon and germanium using the chemical vapor deposition gas;  
vacuum depositing at an elevated temperature a relatively thin N layer of doped  
amorphous silicon on the conductive layer; and  
depositing a transparent conductive layer on the N layer.

26. (withdrawn) The method of claim 25, further comprising:  
doping the P layer with boron.

27. (withdrawn) The method of claim 25, further comprising:  
doping the N layer with phosphorous.

28. (withdrawn) The method of claim 25, further comprising:  
bonding the substrate to a vertical cavity surface emitting laser (VCSEL) device.
29. (withdrawn) The method of claim 25, wherein the substrate is a layer of a vertical cavity surface emitting laser (VCSEL) device.
30. (withdrawn) The method of claim 25, further comprising:  
integrating the substrate in a package for a laser device, in a light path of the laser.
31. (withdrawn) The method of claim 25, further comprising:  
varying a concentration of GeH<sub>4</sub> gas in the chemical vapor deposition gas to vary introduction of germanium into the alloy from a relatively low concentration for deposition at a boundary with the P layer, to a high concentration for deposition within the I layer, and to a relatively low concentration for deposition at a boundary with the N layer.
32. (withdrawn) The method of claim 31, wherein the low concentration of GeH<sub>4</sub> gas is about 0% of the chemical vapor deposition gas and the high concentration of GeH<sub>4</sub> gas is selected to optimize photon absorption at a wavelength of interest.
33. (withdrawn) The method of claim 31, wherein the low concentration of GeH<sub>4</sub> gas is about 0% of the chemical vapor deposition gas and the high concentration of GeH<sub>4</sub> gas is about 100% of the chemical vapor deposition gas.
34. (original) A semitransparent optical detector comprising:  
a PIN diode; and  
a transparent thin film conductor at least partly covering and contacting a surface of the PIN diode.
35. (original) The detector of claim 34, wherein the transparent thin film conductor is ZnO.
36. (original) The detector of claim 34, wherein the transparent thin film conductor is SnO.

37. (original) The detector of claim 34, wherein the transparent thin film conductor is indium tin oxide.

38. (original) The detector of claim 34, further comprising:  
a substrate on which the transparent thin film conductor is disposed, at least partly between the PIN diode and the substrate.

39. (withdrawn) A method of making a semitransparent optical detector comprising:  
providing a transparent substrate;  
sputtering a transparent thin film conductor onto the substrate; and  
forming a PIN diode on the transparent thin film conductor and the substrate.

40. (withdrawn) The method of claim 39, wherein sputtering further comprises:  
sputtering ZnO.

41. (withdrawn) The method of claim 39, wherein sputtering further comprises:  
sputtering SnO.

42. (withdrawn) The method of claim 39, wherein sputtering further comprises  
sputtering indium tin oxide.

43. (original) A semitransparent optical detector comprising:  
a thin film PIN diode;  
a first transparent conductor at least partly covering and contacting a first surface of the PIN diode;  
a second transparent conductor at least partly covering and contacting a second surface of the PIN diode; and  
a passivation layer covering and enclosing all edges of the PIN diode, defining an aperture on one surface thereof, and exposing a part of the second transparent conductor for contact thereto.

44. (original) The detector of claim 43, the passivation layer having a hole defined therethrough, through which contact is made with the second transparent conductor.

45. (original) The detector of claim 43, further comprising:

a patterned metal layer over the passivation layer, including a first conductor entering the aperture to contact the first transparent conductor and a second conductor contacting the second transparent conductor.

46. (original) The detector of claim 45, wherein the second conductor contacts the second transparent conductor through a hole defined in the passivation layer.

47. (original) The detector of claim 43, wherein the first transparent conductor extends partly over the passivation layer, the detector further comprising:

a patterned metal layer over the passivation layer, including a first conductor contacting the first transparent conductor without entering the aperture and a second conductor contacting the second transparent conductor.

48. (original) The detector of claim 47, wherein the second conductor contacts the second transparent conductor through a hole defined in the passivation layer.

49. (original) The detector of claims 45 or 47, wherein the thin film PIN diode extends to a contact pad position and the first conductor defines a path on the surface of the PIN diode to the contact pad position.

50. (original) The detector of claim 49, wherein the a region contacted by at least one of the first and second transparent conductors defines a limited active area less than all of the PIN diode.

51. (original) The detector of claims 45 or 47, wherein the PIN diode has tapered edges, a top surface of the PIN diode having a smaller area than a bottom surface thereof.

52. (original) The detector of claim 43, wherein the passivation layer is silicon nitride.

53. (original) The detector of claim 43, wherein the passivation layer is silicon dioxide.

54. (original) A method of monitoring an optical beam, comprising:

interposing a transparent photodetector in the optical beam between a light source and a light receiver; and  
measuring an output of the photodetector.

55. (original) The method of claim 54, further comprising:  
controlling the light source responsive to the measured output of the photodetector.

56. (original) A small aperture semitransparent optical detector, comprising, in the order stated:

a first conductive layer;  
a PIN diode having a first edge partially overlying the first conductive layer;  
a passivation layer covering and enclosing all edges of the PIN diode and defining an aperture on a surface of the PIN diode; and  
a second conductive layer contacting the surface of the PIN diode through the aperture.

57. (original) The detector of claim 56, wherein the second conductive layer is a transparent conductor covering the aperture, the detector further comprising:  
a third conductive layer contacting the transparent conductor outside the aperture.

58. (original) The detector of claim 56, wherein the second conductive layer contacts the surface of the PIN diode near a second edge diagonally opposite the first edge.

59. (original) A connection system for a semitransparent optical detector having an aperture, comprising:

a bottom conductor which, in plan view, substantially surrounds the top conductor;  
a top conductor which surrounds the aperture and defines a hole therethrough aligned with the aperture; and  
a bottom conductor which surrounds the aperture and defines a hole therethrough aligned with the aperture.

60. (original) The detector of claim 59, wherein the bottom conductor, in plan view, substantially surrounds the top conductor.

Appl. No. : 09/813,454  
Amendment Dated : October 27, 2003  
Reply to OfficeAction of : September 25, 2003

Atty. Docket No. 111554.124 US11

61. (original) A method of making a small aperture semitransparent optical detector on a substrate, comprising:

depositing and patterning a PIN diode on the substrate;

depositing and patterning a passivating layer covering and enclosing all edges of the PIN diode and defining an aperture on a surface of the PIN diode; and

depositing and patterning a first conductive layer.

62. (original) The method of claim 61, wherein the first conductive layer is metal.

63. (original) The method of claim 62, further comprising:

depositing and patterning a second conductive layer in contact with the first conductive layer and the PIN diode, wherein the second conductive layer is a transparent conductor.